

## Full Power Domain SLCR (FPD\_SLCR)

Module Name Full Power Domain SLCR (FPD\_SLCR)  
 Base Address 0xFD610000 FPD\_SLCR  
 Description Global system level control registers for the full power domain  
 Vendor Info Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">wprot0</a>	0x00000000	1	rw	0x00000001	FP Domain SLCR Write protection register
<a href="#">ctrl</a>	0x00000004	1	rw	0x00000000	General control register for the FP Domain SLCR
<a href="#">isr</a>	0x00000008	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x0000000C	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x00000010	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x00000014	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000018	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">WDT_CLK_SEL</a>	0x00000100	32	mixed	0x00000000	SWDT clock source select
<a href="#">INT_FPD</a>	0x00000200	32	mixed	0x00000000	Interconnect Clock Source Select
<a href="#">XPD_REG0</a>	0x00000600	32	rw	0x00000000	Path Delay Block Pre-Load Value
<a href="#">XPD_REG1</a>	0x00000604	32	rw	0x00000000	Path Delay Block Expected Value
<a href="#">XPD_CTRL0</a>	0x00000608	32	mixed	0x00000000	Path Delay Control Register 0
<a href="#">XPD_CTRL1</a>	0x0000060C	32	mixed	0x00000000	Path Delay Control Register 1
<a href="#">XPD_CTRL2</a>	0x00000614	32	mixed	0x00000000	Path Delay Control Register 2
<a href="#">XPD_CTRL3</a>	0x00000618	32	mixed	0x00000000	Path Delay Control Register 3
<a href="#">XPD_SOFT_RST</a>	0x0000061C	32	mixed	0x00000000	Path Delay Sftware reset register
<a href="#">XPD_STAT</a>	0x00000620	32	mixed	0x00000000	Path Delay Status
<a href="#">eco</a>	0x0000FFFC	32	rw	0x00000000	reserved for eco
<a href="#">gpu_req0</a>	0x00001000	32	rw	0x000046CB	GPU Control Register
<a href="#">gpu_req1</a>	0x00001004	32	rw	0x000046CB	GPU Control Register
<a href="#">gpu_req2</a>	0x00001008	32	rw	0x046CB6CB	GPU Control Register
<a href="#">gpu</a>	0x0000100C	32	mixed	0x00000007	GPU Idle status Register
<a href="#">gpu_req3</a>	0x00001010	32	rw	0x0020B2CB	GPU Control Register
<a href="#">gdma_cfg</a>	0x00003000	7	ro	0x00000048	GDMA RF2 Configuration
<a href="#">GDMA_RAM</a>	0x00003010	16	mixed	0x00003B3B	RAM control register
<a href="#">afi_fs</a>	0x00005000	32	mixed	0x00000A00	afi fs SLCR control register. This register is static and should not be modified during operation.
<a href="#">ERR_ATB_ISR</a>	0x00006000	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">ERR_ATB_IMR</a>	0x00006004	32	ro	0x00000007	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">ERR_ATB_IER</a>	0x00006008	32	wo	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">ERR_ATB_IDR</a>	0x0000600C	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">ATB_CMD_STORE_EN</a>	0x00006010	32	rw	0x00000007	ATB Sideband Signals
<a href="#">ATB_RESP_EN</a>	0x00006014	32	rw	0x00000000	ATB Sideband Signals
<a href="#">ATB_RESP_TYPE</a>	0x00006018	32	rw	0x00000007	Register to specify the type of response generated by the AXI

					Timeout Block
<a href="#">ATB_PRESCALE</a>	0x00006020	32	rw	0x0000FFFF	ATB Sideband Signals

## Secure Full Power Domain SLCR (FPD\_SLCR\_SECURE)

Module Name           Secure Full Power Domain SLCR (FPD\_SLCR\_SECURE)  
Base Address           0xFD690000 FPD\_SLCR\_SECURE  
Description            Global secure system level control registers  
Vendor Info            Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">wprot0</a>	0x00000000	1	rw	0x00000001	LP Domain SLCR Write protection register (Not in use)
<a href="#">ctrl</a>	0x00000004	1	rw	0x00000000	General control register for the LP SLCR
<a href="#">isr</a>	0x00000008	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x0000000C	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x00000010	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x00000014	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000018	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">eco</a>	0x0000001C	32	rw	0x00000000	reserved for eco
<a href="#">slcr_sata</a>	0x00000020	32	rw	0x0000000E	SATA TrustZone settings. This register may only be modified during bootup (while SATA block is disabled)
<a href="#">slcr_pcie</a>	0x00000030	32	rw	0x01FFFFFF	PCIe TrustZone settings. This register may only be modified during bootup (while PCIe block is disabled)
<a href="#">slcr_dpdma</a>	0x00000040	32	rw	0x00000001	DPDMA TrustZone Settings
<a href="#">slcr_gdma</a>	0x00000050	8	rw	0x000000FF	GDMA Trustzone Settings
<a href="#">slcr_gic</a>	0x00000060	1	rw	0x00000000	GIC settings

## iou slcr regsiters (IOU\_SLCR)

Module Name iou slcr regsiters (IOU\_SLCR)  
Base Address 0xFF180000 IOU\_SLCR  
Description Global system level control registers for the iou  
Vendor Info Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">MIO_PIN_0</a>	0x00000000	32	rw	0x00000000	Configures MIO Pin 0 peripheral interface mapping. S
<a href="#">MIO_PIN_1</a>	0x00000004	32	rw	0x00000000	Configures MIO Pin 1 peripheral interface mapping
<a href="#">MIO_PIN_2</a>	0x00000008	32	rw	0x00000000	Configures MIO Pin 2 peripheral interface mapping
<a href="#">MIO_PIN_3</a>	0x0000000C	32	rw	0x00000000	Configures MIO Pin 3 peripheral interface mapping
<a href="#">MIO_PIN_4</a>	0x00000010	32	rw	0x00000000	Configures MIO Pin 4 peripheral interface mapping
<a href="#">MIO_PIN_5</a>	0x00000014	32	rw	0x00000000	Configures MIO Pin 5 peripheral interface mapping
<a href="#">MIO_PIN_6</a>	0x00000018	32	rw	0x00000000	Configures MIO Pin 6 peripheral interface mapping
<a href="#">MIO_PIN_7</a>	0x0000001C	32	rw	0x00000000	Configures MIO Pin 7 peripheral interface mapping
<a href="#">MIO_PIN_8</a>	0x00000020	32	rw	0x00000000	Configures MIO Pin 8 peripheral interface mapping
<a href="#">MIO_PIN_9</a>	0x00000024	32	rw	0x00000000	Configures MIO Pin 9 peripheral interface mapping
<a href="#">MIO_PIN_10</a>	0x00000028	32	rw	0x00000000	Configures MIO Pin 10 peripheral interface mapping
<a href="#">MIO_PIN_11</a>	0x0000002C	32	rw	0x00000000	Configures MIO Pin 11 peripheral interface mapping
<a href="#">MIO_PIN_12</a>	0x00000030	32	rw	0x00000000	Configures MIO Pin 12 peripheral interface mapping
<a href="#">MIO_PIN_13</a>	0x00000034	32	rw	0x00000000	Configures MIO Pin 13 peripheral interface mapping
<a href="#">MIO_PIN_14</a>	0x00000038	32	rw	0x00000000	Configures MIO Pin 14 peripheral interface mapping
<a href="#">MIO_PIN_15</a>	0x0000003C	32	rw	0x00000000	Configures MIO Pin 15 peripheral interface mapping
<a href="#">MIO_PIN_16</a>	0x00000040	32	rw	0x00000000	Configures MIO Pin 16 peripheral interface mapping
<a href="#">MIO_PIN_17</a>	0x00000044	32	rw	0x00000000	Configures MIO Pin 17 peripheral interface mapping
<a href="#">MIO_PIN_18</a>	0x00000048	32	rw	0x00000000	Configures MIO Pin 18 peripheral interface mapping
<a href="#">MIO_PIN_19</a>	0x0000004C	32	rw	0x00000000	Configures MIO Pin 19 peripheral interface mapping
<a href="#">MIO_PIN_20</a>	0x00000050	32	rw	0x00000000	Configures MIO Pin 20 peripheral interface mapping
<a href="#">MIO_PIN_21</a>	0x00000054	32	rw	0x00000000	Configures MIO Pin 21 peripheral interface mapping
<a href="#">MIO_PIN_22</a>	0x00000058	32	rw	0x00000000	Configures MIO Pin 22 peripheral interface mapping
<a href="#">MIO_PIN_23</a>	0x0000005C	32	rw	0x00000000	Configures MIO Pin 23 peripheral interface mapping
<a href="#">MIO_PIN_24</a>	0x00000060	32	rw	0x00000000	Configures MIO Pin 24 peripheral interface mapping
<a href="#">MIO_PIN_25</a>	0x00000064	32	rw	0x00000000	Configures MIO Pin 25 peripheral

					interface mapping
<a href="#">MIO PIN 26</a>	0x00000068	32	rw	0x00000000	Configures MIO Pin 26 peripheral interface mapping
<a href="#">MIO PIN 27</a>	0x0000006C	32	rw	0x00000000	Configures MIO Pin 27 peripheral interface mapping
<a href="#">MIO PIN 28</a>	0x00000070	32	rw	0x00000000	Configures MIO Pin 28 peripheral interface mapping
<a href="#">MIO PIN 29</a>	0x00000074	32	rw	0x00000000	Configures MIO Pin 29 peripheral interface mapping
<a href="#">MIO PIN 30</a>	0x00000078	32	rw	0x00000000	Configures MIO Pin 30 peripheral interface mapping
<a href="#">MIO PIN 31</a>	0x0000007C	32	rw	0x00000000	Configures MIO Pin 31 peripheral interface mapping
<a href="#">MIO PIN 32</a>	0x00000080	32	rw	0x00000000	Configures MIO Pin 32 peripheral interface mapping
<a href="#">MIO PIN 33</a>	0x00000084	32	rw	0x00000000	Configures MIO Pin 33 peripheral interface mapping
<a href="#">MIO PIN 34</a>	0x00000088	32	rw	0x00000000	Configures MIO Pin 34 peripheral interface mapping
<a href="#">MIO PIN 35</a>	0x0000008C	32	rw	0x00000000	Configures MIO Pin 35 peripheral interface mapping
<a href="#">MIO PIN 36</a>	0x00000090	32	rw	0x00000000	Configures MIO Pin 36 peripheral interface mapping
<a href="#">MIO PIN 37</a>	0x00000094	32	rw	0x00000000	Configures MIO Pin 37 peripheral interface mapping
<a href="#">MIO PIN 38</a>	0x00000098	32	rw	0x00000000	Configures MIO Pin 38 peripheral interface mapping
<a href="#">MIO PIN 39</a>	0x0000009C	32	rw	0x00000000	Configures MIO Pin 39 peripheral interface mapping
<a href="#">MIO PIN 40</a>	0x000000A0	32	rw	0x00000000	Configures MIO Pin 40 peripheral interface mapping
<a href="#">MIO PIN 41</a>	0x000000A4	32	rw	0x00000000	Configures MIO Pin 41 peripheral interface mapping
<a href="#">MIO PIN 42</a>	0x000000A8	32	rw	0x00000000	Configures MIO Pin 42 peripheral interface mapping
<a href="#">MIO PIN 43</a>	0x000000AC	32	rw	0x00000000	Configures MIO Pin 43 peripheral interface mapping
<a href="#">MIO PIN 44</a>	0x000000B0	32	rw	0x00000000	Configures MIO Pin 44 peripheral interface mapping
<a href="#">MIO PIN 45</a>	0x000000B4	32	rw	0x00000000	Configures MIO Pin 45 peripheral interface mapping
<a href="#">MIO PIN 46</a>	0x000000B8	32	rw	0x00000000	Configures MIO Pin 46 peripheral interface mapping
<a href="#">MIO PIN 47</a>	0x000000BC	32	rw	0x00000000	Configures MIO Pin 47 peripheral interface mapping
<a href="#">MIO PIN 48</a>	0x000000C0	32	rw	0x00000000	Configures MIO Pin 48 peripheral interface mapping
<a href="#">MIO PIN 49</a>	0x000000C4	32	rw	0x00000000	Configures MIO Pin 49 peripheral interface mapping
<a href="#">MIO PIN 50</a>	0x000000C8	32	rw	0x00000000	Configures MIO Pin 50 peripheral interface mapping
<a href="#">MIO PIN 51</a>	0x000000CC	32	rw	0x00000000	Configures MIO Pin 51 peripheral interface mapping
<a href="#">MIO PIN 52</a>	0x000000D0	32	rw	0x00000000	Configures MIO Pin 52 peripheral interface mapping
<a href="#">MIO PIN 53</a>	0x000000D4	32	rw	0x00000000	Configures MIO Pin 53 peripheral interface mapping
<a href="#">MIO PIN 54</a>	0x000000D8	32	rw	0x00000000	Configures MIO Pin 54 peripheral interface mapping
<a href="#">MIO PIN 55</a>	0x000000DC	32	rw	0x00000000	Configures MIO Pin 55 peripheral interface mapping

<a href="#">MIO PIN 56</a>	0x000000E0	32	rw	0x00000000	Configures MIO Pin 56 peripheral interface mapping
<a href="#">MIO PIN 57</a>	0x000000E4	32	rw	0x00000000	Configures MIO Pin 57 peripheral interface mapping
<a href="#">MIO PIN 58</a>	0x000000E8	32	rw	0x00000000	Configures MIO Pin 58 peripheral interface mapping
<a href="#">MIO PIN 59</a>	0x000000EC	32	rw	0x00000000	Configures MIO Pin 59 peripheral interface mapping
<a href="#">MIO PIN 60</a>	0x000000F0	32	rw	0x00000000	Configures MIO Pin 60 peripheral interface mapping
<a href="#">MIO PIN 61</a>	0x000000F4	32	rw	0x00000000	Configures MIO Pin 61 peripheral interface mapping
<a href="#">MIO PIN 62</a>	0x000000F8	32	rw	0x00000000	Configures MIO Pin 62 peripheral interface mapping
<a href="#">MIO PIN 63</a>	0x000000FC	32	rw	0x00000000	Configures MIO Pin 63 peripheral interface mapping
<a href="#">MIO PIN 64</a>	0x00000100	32	rw	0x00000000	Configures MIO Pin 64 peripheral interface mapping
<a href="#">MIO PIN 65</a>	0x00000104	32	rw	0x00000000	Configures MIO Pin 65 peripheral interface mapping
<a href="#">MIO PIN 66</a>	0x00000108	32	rw	0x00000000	Configures MIO Pin 66 peripheral interface mapping
<a href="#">MIO PIN 67</a>	0x0000010C	32	rw	0x00000000	Configures MIO Pin 67 peripheral interface mapping
<a href="#">MIO PIN 68</a>	0x00000110	32	rw	0x00000000	Configures MIO Pin 68 peripheral interface mapping
<a href="#">MIO PIN 69</a>	0x00000114	32	rw	0x00000000	Configures MIO Pin 69 peripheral interface mapping
<a href="#">MIO PIN 70</a>	0x00000118	32	rw	0x00000000	Configures MIO Pin 70 peripheral interface mapping
<a href="#">MIO PIN 71</a>	0x0000011C	32	rw	0x00000000	Configures MIO Pin 71 peripheral interface mapping
<a href="#">MIO PIN 72</a>	0x00000120	32	rw	0x00000000	Configures MIO Pin 72 peripheral interface mapping
<a href="#">MIO PIN 73</a>	0x00000124	32	rw	0x00000000	Configures MIO Pin 73 peripheral interface mapping
<a href="#">MIO PIN 74</a>	0x00000128	32	rw	0x00000000	Configures MIO Pin 74 peripheral interface mapping
<a href="#">MIO PIN 75</a>	0x0000012C	32	rw	0x00000000	Configures MIO Pin 75 peripheral interface mapping
<a href="#">MIO PIN 76</a>	0x00000130	32	rw	0x00000000	Configures MIO Pin 76 peripheral interface mapping
<a href="#">MIO PIN 77</a>	0x00000134	32	rw	0x00000000	Configures MIO Pin 77 peripheral interface mapping
<a href="#">bank0_ctrl0</a>	0x00000138	26	rw	0x03FFFFFF	Drive0 control to MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_ctrl1</a>	0x0000013C	26	rw	0x00000000	Drive1 control to MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_ctrl3</a>	0x00000140	26	rw	0x00000000	Selects either Schmitt or CMOS input for MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_ctrl4</a>	0x00000144	26	rw	0x03FFFFFF	When mio_bank0_pull_enable is set, this selects pull up or pull down for MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_ctrl5</a>	0x00000148	26	rw	0x03FFFFFF	When set, this enables mio_bank0_pullupdown to selects pull up or pull down for MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_ctrl6</a>	0x0000014C	26	rw	0x00000000	Slew rate control to MIO Bank 0 - control MIO[25:0]
<a href="#">bank0_status</a>	0x00000150	1	ro	x	voltage mode status of the IO bank

<a href="#">bank1_ctrl0</a>	0x00000154	26	rw	0x03FFFFFF	Drive0 control to MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_ctrl1</a>	0x00000158	26	rw	0x00000000	Drive1 control to MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_ctrl3</a>	0x0000015C	26	rw	0x00000000	Selects either Schmitt or CMOS input for MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_ctrl4</a>	0x00000160	26	rw	0x03FFFFFF	When mio_bank1_pull_enable is set, this selects pull up or pull down for MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_ctrl5</a>	0x00000164	26	rw	0x03FFFFFF	When set, this enables mio_bank1_pullupdown to selects pull up or pull down for MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_ctrl6</a>	0x00000168	26	rw	0x00000000	Slew rate control to MIO Bank 1 - control MIO[51:26]
<a href="#">bank1_status</a>	0x0000016C	1	ro	x	voltage mode status of the IO bank
<a href="#">bank2_ctrl0</a>	0x00000170	26	rw	0x03FFFFFF	Drive0 control to MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_ctrl1</a>	0x00000174	26	rw	0x00000000	Drive1 control to MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_ctrl3</a>	0x00000178	26	rw	0x00000000	Selects either Schmitt or CMOS input for MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_ctrl4</a>	0x0000017C	26	rw	0x03FFFFFF	When mio_bank2_pull_enable is set, this selects pull up or pull down for MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_ctrl5</a>	0x00000180	26	rw	0x03FFFFFF	When set, this enables mio_bank2_pullupdown to selects pull up or pull down for MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_ctrl6</a>	0x00000184	26	rw	0x00000000	Slew rate control to MIO Bank 2 - control MIO[77:52]
<a href="#">bank2_status</a>	0x00000188	1	ro	x	voltage mode status of the IO bank
<a href="#">MIO_LOOPBACK</a>	0x00000200	32	mixed	0x00000000	Loopback function within MIO
<a href="#">MIO_MST_TRI0</a>	0x00000204	32	rw	0xFFFFFFFF	MIO pin Tri-state Enables, 31:0
<a href="#">MIO_MST_TRI1</a>	0x00000208	32	rw	0xFFFFFFFF	MIO pin Tri-state Enables, 63:32
<a href="#">MIO_MST_TRI2</a>	0x0000020C	32	mixed	0x00003FFF	MIO pin Tri-state Enables, 77:64
<a href="#">WDT_CLK_SEL</a>	0x00000300	32	mixed	0x00000000	SWDT clock source select
<a href="#">CAN_MIO_CTRL</a>	0x00000304	32	mixed	0x00000000	CAN MIO Control
<a href="#">GEM_CLK_CTRL</a>	0x00000308	32	mixed	0x00000000	SoC Debug Clock Control
<a href="#">SDIO_CLK_CTRL</a>	0x0000030C	32	mixed	0x00000000	SoC Debug Clock Control
<a href="#">CTRL_REG_SD</a>	0x00000310	32	mixed	0x00000000	SD eMMC selection
<a href="#">SD_ITAPDLY</a>	0x00000314	32	mixed	0x00000000	Input Tap Delay Select
<a href="#">SD_OTAPDLYSEL</a>	0x00000318	32	mixed	0x00000000	Output Tap Delay Select (0 to 15)
<a href="#">SD_CONFIG_REG1</a>	0x0000031C	32	mixed	0x32403240	SD Config Register 1
<a href="#">SD_CONFIG_REG2</a>	0x00000320	32	mixed	0x0FFC0FFC	SD Config Register 2
<a href="#">SD_CONFIG_REG3</a>	0x00000324	32	mixed	0x06070607	SD Config Register 3
<a href="#">SD_INITPRESET</a>	0x00000328	32	mixed	0x01000100	Preset Value for Initialization
<a href="#">SD_DSPPRESET</a>	0x0000032C	32	mixed	0x00040004	Preset Value for Default Speed
<a href="#">SD_HSPDPRESET</a>	0x00000330	32	mixed	0x00020002	Preset Value for High Speed
<a href="#">SD_SDR12PRESET</a>	0x00000334	32	mixed	0x00040004	Preset Value for SDR12
<a href="#">SD_SDR25PRESET</a>	0x00000338	32	mixed	0x00020002	Preset Value for SDR25
<a href="#">SD_SDR50PRESET</a>	0x0000033C	32	mixed	0x00010001	Preset Value for SDR50
<a href="#">SD_SDR104PRST</a>	0x00000340	32	mixed	0x00000000	Preset Value for SDR104
<a href="#">SD_DDR50PRESET</a>	0x00000344	32	mixed	0x00020002	Preset Value for DDR50
<a href="#">SD_MAXCUR1P8</a>	0x0000034C	32	mixed	0x00000000	Maximum Current for 1.8V
<a href="#">SD_MAXCUR3P0</a>	0x00000350	32	mixed	0x00000000	Maximum Current for 3.0V
<a href="#">SD_MAXCUR3P3</a>	0x00000354	32	mixed	0x00000000	Maximum Current for 3.3V

<a href="#">SD_DLL_CTRL</a>	0x00000358	32	mixed	x	SDIO status register
<a href="#">SD_CDn_CTRL</a>	0x0000035C	32	mixed	0x00000000	SDIO CDn control register
<a href="#">GEM_CTRL</a>	0x00000360	32	mixed	0x00000000	GEM SGMII Signal Detect control register
<a href="#">IOU_TTC_APB_CLK</a>	0x00000380	32	mixed	0x00000000	TTC APB clock select
<a href="#">IOU_TAPDLY_BYPASS</a>	0x00000390	32	mixed	0x00000007	IOU tap delay bypass for the LQSPI and NAND controllers
<a href="#">IOU_COHERENT_CTRL</a>	0x00000400	32	rw	0x00000000	AXI Coherency selection
<a href="#">VIDEO_PSS_CLK_SEL</a>	0x00000404	32	mixed	0x00000000	VIDEO_CLK and PSS_ALT_REF_CLK selection from MIO pins
<a href="#">IOU_INTERCONNECT_ROUTE</a>	0x00000408	32	mixed	0x00000000	Route the IOU DMA master transaction to CCI
<a href="#">IOU_RAM_GEM0</a>	0x00000500	32	mixed	0x00005B5B	GEM0 RX/TX RAM controls (four RAMs)
<a href="#">IOU_RAM_GEM1</a>	0x00000504	32	mixed	0x00005B5B	GEM1 RX/TX RAM controls (four RAMs)
<a href="#">IOU_RAM_GEM2</a>	0x00000508	32	mixed	0x00005B5B	GEM2 RX/TX RAM controls (four RAMs)
<a href="#">IOU_RAM_GEM3</a>	0x0000050C	32	mixed	0x00005B5B	GEM3 RX/TX RAM controls (four RAMs)
<a href="#">IOU_RAM_SD0</a>	0x00000510	32	mixed	0x0000005B	SDIO 0 RAM controls
<a href="#">IOU_RAM_SD1</a>	0x00000514	32	mixed	0x0000005B	SDIO 1 RAM controls
<a href="#">IOU_RAM_CAN0</a>	0x00000518	32	mixed	0x005B5B5B	CAN 0 RAM controls (four RAMs)
<a href="#">IOU_RAM_CAN1</a>	0x0000051C	32	mixed	0x005B5B5B	CAN 1 RAM controls (three RAMs)
<a href="#">IOU_RAM_LQSPI</a>	0x00000520	32	mixed	0x00002DDB	Quad SPI RAM controls (two RAMs)
<a href="#">IOU_RAM_NAND</a>	0x00000524	32	mixed	0x0000005B	NAND RAM controls (1 RAM)
<a href="#">ctrl</a>	0x00000600	1	rw	0x00000000	General control register for the IOU SLCR
<a href="#">isr</a>	0x00000700	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x00000704	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x00000708	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x0000070C	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000710	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">eco</a>	0x00000730	32	rw	0x00000000	reserved for eco
<a href="#">XPD_REG0</a>	0x00000800	32	rw	0x00000000	Path Delay Block Pre-Load Value
<a href="#">XPD_REG1</a>	0x00000804	32	rw	0x00000000	Path Delay Block Expected Value
<a href="#">XPD_CTRL0</a>	0x00000808	32	mixed	0x00000000	Path Delay Control Register 0
<a href="#">XPD_CTRL1</a>	0x0000080C	32	mixed	0x00000000	Path Delay Control Register 1
<a href="#">XPD_CTRL2</a>	0x00000814	32	mixed	0x00000000	Path Delay Control Register 2
<a href="#">XPD_CTRL3</a>	0x00000818	32	mixed	0x00000000	Path Delay Control Register 3
<a href="#">XPD_SOFT_RST</a>	0x0000081C	32	mixed	0x00000000	Path Delay Sftware reset register
<a href="#">XPD_STAT</a>	0x00000820	32	mixed	0x00000000	Path Delay Status





## iou secure slcr registers (IOU\_SECURE\_SLCR)

Module Name iou secure slcr registers (IOU\_SECURE\_SLCR)  
Base Address 0xFF240000 IOU\_SECURE\_SLCR  
Description Global system level control registers for the iou  
Vendor Info Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">IOU_AXI_WPRTCN</a>	0x00000000	32	mixed	0x00000000	AXI write protection type selection
<a href="#">IOU_AXI_RPRTCN</a>	0x00000004	32	mixed	0x00000000	AXI read protection type selection
<a href="#">ctrl</a>	0x00000040	1	rw	0x00000000	General control register for the IOU SLCR
<a href="#">isr</a>	0x00000044	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x00000048	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x0000004C	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x00000050	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000054	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">eco</a>	0x00000080	32	rw	0x00000000	reserved for eco

## Low Power Domain SLCR (LPD\_SLCR)

Module Name Low Power Domain SLCR (LPD\_SLCR)  
 Base Address 0xFF410000 LPD\_SLCR  
 Description Global system level control registers for the low power domain  
 Vendor Info Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">wprot0</a>	0x00000000	1	rw	0x00000001	LP Domain SLCR Write protection register
<a href="#">ctrl</a>	0x00000004	1	rw	0x00000000	General control register for the LP SLCR
<a href="#">isr</a>	0x00000008	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x0000000C	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x00000010	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x00000014	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000018	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">eco</a>	0x0000001C	32	rw	0x00000000	reserved for eco
<a href="#">persistent0</a>	0x00000020	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent1</a>	0x00000024	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent2</a>	0x00000028	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent3</a>	0x0000002C	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent4</a>	0x00000030	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent5</a>	0x00000034	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent6</a>	0x00000038	32	rw	x	This register is never reset, even through POR.
<a href="#">persistent7</a>	0x0000003C	32	rw	x	This register is never reset, even through POR.
<a href="#">SAFETY_CHK0</a>	0x00000040	32	rw	0x00000000	Safety endpoint connectivity check Register
<a href="#">SAFETY_CHK1</a>	0x00000044	32	rw	0x00000000	Safety endpoint connectivity check Register
<a href="#">SAFETY_CHK2</a>	0x00000048	32	rw	0x00000000	Safety endpoint connectivity check Register
<a href="#">SAFETY_CHK3</a>	0x0000004C	32	rw	0x00000000	Safety endpoint connectivity check Register
<a href="#">CSUPMU_WDT_CLK_SEL</a>	0x00000050	32	mixed	0x00000000	SWDT clock source select
<a href="#">adma_cfg</a>	0x0000200C	7	ro	0x00000028	GDMA RF2 Configuration
<a href="#">ADMA_RAM</a>	0x00002010	16	mixed	0x00003B3B	RAM control register
<a href="#">ERR_AIBAXI_ISR</a>	0x00003000	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">ERR_AIBAXI_IMR</a>	0x00003008	32	ro	0x1DCF000F	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">ERR_AIBAXI_IER</a>	0x00003010	32	wo	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">ERR_AIBAXI_IDR</a>	0x00003018	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the

					interrupt. (IMR: 1)
<a href="#">ERR_AIBAPB_ISR</a>	0x00003020	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">ERR_AIBAPB_IMR</a>	0x00003024	32	ro	0x00000001	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">ERR_AIBAPB_IER</a>	0x00003028	32	wo	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">ERR_AIBAPB_IDR</a>	0x0000302C	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">ISO_AIBAXI_REQ</a>	0x00003030	32	rw	0x00000000	Request to AIB to start Isolation. '1' Isolate. '0' No Isolation
<a href="#">ISO_AIBAXI_TYPE</a>	0x00003038	32	rw	0x19CF000F	If '1' AIB sends SLVERR. If '0' AIB does not respond
<a href="#">ISO_AIBAXI_ACK</a>	0x00003040	32	ro	0x00000000	If '1' AIB has Functionally Isolated Master and Slave
<a href="#">ISO_AIBAPB_REQ</a>	0x00003048	32	rw	0x00000000	Request to AIB to start Isolation. '1' Isolate. '0' No Isolation
<a href="#">ISO_AIBAPB_TYPE</a>	0x0000304C	32	rw	0x00000001	If '1' AIB sends SLVERR. If '0' AIB does not respond
<a href="#">ISO_AIBAPB_ACK</a>	0x00003050	32	ro	0x00000000	If '1' AIB has Functionally Isolated Master and Slave
<a href="#">ERR_ATB_ISR</a>	0x00006000	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">ERR_ATB_IMR</a>	0x00006004	32	ro	0x00000003	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">ERR_ATB_IER</a>	0x00006008	32	wo	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">ERR_ATB_IDR</a>	0x0000600C	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">ATB_CMD_STORE_EN</a>	0x00006010	32	rw	0x00000003	ATB Sideband Signals
<a href="#">ATB_RESP_EN</a>	0x00006014	32	rw	0x00000000	ATB Sideband Signals
<a href="#">ATB_RESP_TYPE</a>	0x00006018	32	rw	0x00000003	ATB Sideband Signals
<a href="#">ATB_ERR_INJECT</a>	0x0000601C	32	rw	0x00000000	ATB Sideband Signals
<a href="#">ATB_PRESCALE</a>	0x00006020	32	rw	0x0000FFFF	ATB Sideband Signals
<a href="#">Mutex0</a>	0x00007000	32	rw	0x00000000	LP Domain SLCR Mutex 0 register
<a href="#">Mutex1</a>	0x00007004	32	rw	0x00000000	LP Domain SLCR Mutex 1 register
<a href="#">Mutex2</a>	0x00007008	32	rw	0x00000000	LP Domain SLCR Mutex 2 register
<a href="#">Mutex3</a>	0x0000700C	32	rw	0x00000000	LP Domain SLCR Mutex 3 register
<a href="#">GICP0_IRQ_STATUS</a>	0x00008000	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP0_IRQ_MASK</a>	0x00008004	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP0_IRQ_ENABLE</a>	0x00008008	32	wo	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP0_IRQ_DISABLE</a>	0x0000800C	32	wo	0x00000000	Interrupt Disable Register. A write of

					one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP0_IRQ_TRIGGER</a>	0x00008010	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP1_IRQ_STATUS</a>	0x00008014	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP1_IRQ_MASK</a>	0x00008018	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP1_IRQ_ENABLE</a>	0x0000801C	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP1_IRQ_DISABLE</a>	0x00008020	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP1_IRQ_TRIGGER</a>	0x00008024	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP2_IRQ_STATUS</a>	0x00008028	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP2_IRQ_MASK</a>	0x0000802C	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP2_IRQ_ENABLE</a>	0x00008030	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP2_IRQ_DISABLE</a>	0x00008034	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP2_IRQ_TRIGGER</a>	0x00008038	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP3_IRQ_STATUS</a>	0x0000803C	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP3_IRQ_MASK</a>	0x00008040	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP3_IRQ_ENABLE</a>	0x00008044	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP3_IRQ_DISABLE</a>	0x00008048	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP3_IRQ_TRIGGER</a>	0x0000804C	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP4_IRQ_STATUS</a>	0x00008050	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP4_IRQ_MASK</a>	0x00008054	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN.

					This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP4_IRQ_ENABLE</a>	0x00008058	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP4_IRQ_DISABLE</a>	0x0000805C	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP4_IRQ_TRIGGER</a>	0x00008060	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP5_IRQ_STATUS</a>	0x00008064	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP5_IRQ_MASK</a>	0x00008068	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP5_IRQ_ENABLE</a>	0x0000806C	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP5_IRQ_DISABLE</a>	0x00008070	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP5_IRQ_TRIGGER</a>	0x00008074	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP6_IRQ_STATUS</a>	0x00008078	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP6_IRQ_MASK</a>	0x0000807C	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP6_IRQ_ENABLE</a>	0x00008080	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP6_IRQ_DISABLE</a>	0x00008084	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP6_IRQ_TRIGGER</a>	0x00008088	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">GICP7_IRQ_STATUS</a>	0x0000808C	32	wtc	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP7_IRQ_MASK</a>	0x00008090	32	ro	0xFFFFFFFF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP7_IRQ_ENABLE</a>	0x00008094	32	wo	0x00000000	Interrupt Enable Register. A write of one to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP7_IRQ_DISABLE</a>	0x00008098	32	wo	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP7_IRQ_TRIGGER</a>	0x0000809C	32	wo	0x00000000	Interrupt Trigger Register. A write of one to this location will set the

					interrupt status register related to this interrupt.
<a href="#">GICP_PMU_IRQ_STATU S</a>	0x000080A0	32	mixed	0x00000000	Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.
<a href="#">GICP_PMU_IRQ_MASK</a>	0x000080A4	32	mixed	0x000000FF	Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.
<a href="#">GICP_PMU_IRQ_ENABL E</a>	0x000080A8	32	mixed	0x00000000	Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)
<a href="#">GICP_PMU_IRQ_DISABL E</a>	0x000080AC	32	mixed	0x00000000	Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)
<a href="#">GICP_PMU_IRQ_TRIGG ER</a>	0x000080B0	32	mixed	0x00000000	Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.
<a href="#">afi_fs</a>	0x00009000	16	mixed	0x00000200	afi fs SLCR control register. Do not change the bits durin
<a href="#">lpd_cci</a>	0x0000A000	32	rw	0x03801C07	CCI Configuration. This register may be written to only when FPD Interconnect is in reset.
<a href="#">lpd_cci_addrmap</a>	0x0000A004	32	rw	0x00C000FF	Address Decode for each reguion of the address map of CCI. This register may be written to only when FPD Interconnect is in reset.
<a href="#">lpd_cci_qvnprealloc</a>	0x0000A008	32	mixed	0x00330330	QVN Preallocation Configuration
<a href="#">lpd_smmu</a>	0x0000A020	32	rw	0x0000003F	SMMU Configuration. This register may be written to only when FPD Interconnect is in reset.
<a href="#">lpd_apu</a>	0x0000A040	32	rw	0x00000001	APU Configuration. This register may be written to only when APU is in reset

## Secure Low Power Domain SLCR (LPD\_SLCR\_SECURE)

Module Name           Secure Low Power Domain SLCR (LPD\_SLCR\_SECURE)  
Base Address           0xFF4B0000 LPD\_SLCR\_SECURE  
Description            Global secure system level control registers  
Vendor Info            Xilinx Inc.

### Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">wprot0</a>	0x00000000	1	rw	0x00000001	LP Domain SLCR Write protection register (No in use)
<a href="#">ctrl</a>	0x00000004	1	rw	0x00000000	General control register for the LP SLCR
<a href="#">isr</a>	0x00000008	1	wtc	0x00000000	Interrupt Status Register
<a href="#">imr</a>	0x0000000C	1	ro	0x00000001	Interrupt Mask Register
<a href="#">ier</a>	0x00000010	1	wo	0x00000000	Interrupt Enable Register
<a href="#">idr</a>	0x00000014	1	wo	0x00000000	Interrupt Disable Register
<a href="#">itr</a>	0x00000018	1	wo	0x00000000	Interrupt Trigger Register
<a href="#">eco</a>	0x0000001C	32	rw	0x00000000	reserved for eco
<a href="#">slcr_rpu</a>	0x00000020	2	rw	0x00000000	RPU TrustZone settings
<a href="#">slcr_adma</a>	0x00000024	8	rw	0x00000000	RPU TrustZone settings
<a href="#">SAFETY_CHK</a>	0x00000030	32	rw	0x00000000	Safety endpoint connectivity check Register
<a href="#">slcr_usb</a>	0x00000034	2	rw	0x00000003	USB3 TrustZone settings