Important! Tag this page with: techtip


Important! All External Links should open in a new tab/window; all Internal Links to Xilinx wiki pages, should open in the same tab/window
Note: The page name automatically becomes the Title of this page. Do not add an additional title. The Page Name/Title for Zynq Tech Tips should follow the following format:
Zynq-7000 AP SoC [remainder of title goes here] Tech Tip

See the Style Guide for editing information.

Documentation Criteria

Here are the criteria as a reminder. When publishing this can be removed.

Tech Tip
  1. Add a small table (like a data sheet) with information on device, speed grade, board, software version, environment such as PVT that was used to validate this design
  2. State assumptions on user/customer profile
  3. Describe how the design works and how the customer can use it/expand on it
  4. Describe testing environment. # samples (devices, boards etc)
  5. Who was the “independent” verifier ? Allow verifier to add comments on testing to be documented
  6. Future expansion possibilities (if applicable)

Document History

Date
Version
Author
Description of Revisions








Date
Author
Comment
More Revisions
Mar 14, 2013 12:04 pm
veena
veena
veena

Mar 11, 2013 9:10 am
veena
veena
veena

Description/Summary

Describe what you are doing or what is the issue and how this example addresses it.

Implementation

Implementation Details
Design Type
PS & PL, PS Only, PL only
SW Type
Standalone, Linux or Other OS
CPUs
How many CPUs? Running Frequencies
PS Features
List of all the PS blocks involved. For example DDR and/or OCM and/or QSPI and/or ... [Including operating frequencies
PL Cores
List of all the PL cores involved. For example BRAM and/or CHIPSCOPE and/or MICROBLAZE ... [Including operating frequencies, revision and other details about the IP]
Boards/Tools
List of all the boards needed. ZC702, FMC ..
Xilinx Tools Version
Version of the Xilinx Tools used. For example EDK 14.3
Other Details
More implementation details if needed. For example list of all the cables, 3rd party tools ( indicate if a license is required ), ...

Address Map

Base_Address
Size
Interface
axi_core1
0x40100000
64K
S_AXI
axi_core2
0x40200000
4K
S_AXI

Files Provided
xps_project1.zip
Archived XPS projects
main.c
Snippet of source code

Block Diagram



Step by Step Instructions

List all the steps to run the design. This includes hardware, software and tools needed.

Expected Results

Show what the user should expect to see.

How to Expand

Show the user what they can do to alter or expand the design. An example is always good.

Appendix A: If other items need to be added