In This Space
The page you were looking for may have been renamed to the following:
-
Zynq UltraScale+ MPSoC Cache Coherency
(Xilinx Wiki)
The following example design is a demonstration of how to perform cache coherent transactions from different masters connected to the CCI-400 or cache coherent interconnect on a Zynq UltraScale+ MPSoC device....