In This Space
The page you were looking for may have been renamed to the following:
-
Zynq UltraScale+ PL Masters
(Xilinx Wiki)
This page describes details needed to make an AXI Master in the PL function with Linux and bare metal. The Programmable Logic (PL) of the FPGA provides the flexibility to move data using AXI Masters such as DMA or custom IP....