2018.2 Linux and DTG Release Notes

2018.2 Linux and DTG Release Notes

Linux Changes

Module Name
Driver Location
Feature Changes
Link
FPGA Manager/ZynqMP PL programming
drivers/fpga/zynqmp-fpga.c
  • Added Support for Partial Reconfiguration
http://www.wiki.xilinx.com/Solution+ZynqMP+PL+Programming









Linux Bug Fixes

drivers/usb/gadget/udc/udc-xilinx.c
Module Name
Driver Location
Bug Fixes
Link
Zynq and ZynqMP SD Controller
drivers/mmc/host/sdhci-of-arasan.c
  • Removed quirk for broken base clock in SDHCI driver
http://www.wiki.xilinx.com/SD%20controller
GMII2RGMII
drivers/net/phy/xilinx_gmii2rgmii.c
Add check for external phy driver
http://www.wiki.xilinx.com/Xilinx+GMII2RGMII+convertor
RFdc
XilinxProcessorIPLib/drivers/rfdc/src/
(user space driver available in embeddedsw)
  • Adjust calculated latency by sysref period, where doing so results in closer alignment to the target latency.
  • Removed CalibrationMode check for DAC in XRFdc_GetMixerSettings() and XRFdc_GetNyquistZone() APIs
http://www.wiki.xilinx.com/RFdc%20Linux%20driver
Zynq PL35X Nand
drivers/mtd/nand/pl35x_nand.c
  • Fix for incorrect ooblayout offset update
http://www.wiki.xilinx.com/Zynq%20Pl353%20SMC%20and%20NAND%20drivers
ZynqMP USB
drivers/usb/dwc3/gadget.c
Fix ISOC transfers for USB Video Class
http://www.wiki.xilinx.com/Zynq+Ultrascale+MPSOC+Linux+USB+device+driver
AXI USB
drivers/usb/gadget/udc/udc-xilinx.c
Add clock framework support to axi usb driver
http://www.wiki.xilinx.com/AXI+USB+gadget+driver

DTG Feature Changes


DTG Bug Fixes


Answer Records (ARs)

Module Name
AR Title
AR Link
Ethernet GEM
Zynq UltraScale+ MPSoC: PetaLinux Warm-Restart BSP fails to wake up Ethernet
https://www.xilinx.com/support/answers/71028.html
RFdc
RFSoC - (PG269) States incorrect DAC supported sampling rate, and Minimum value of Reference clock
https://www.xilinx.com/support/answers/71229.html

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy